



ELECTRONICS, INC.
 44 FARRAND STREET
 BLOOMFIELD, NJ 07003
 (973) 748-5089
<http://www.nteinc.com>

NTE4585B Integrated Circuit CMOS, 4–Bit Magnitude Comparator

Description:

The NTE4585B is a 4–Bit Magnitude Comparator in a 16–Lead DIP type package constructed with complementary MOS (CMOS) enhancement mode devices. The circuit has eight comparing inputs (A3, B3, A2, B2, A1, B1 A0, B0), three cascading inputs (A < B, A = B, and A > B), and three outputs, (A < B, A = B, and A > B). This device compares two 4–bit words (A and B) and determines whether they are "less than", "equal to", or "greater than" by a high level on the appropriate output. For words greater than 4–bits, units can be cascaded by connecting outputs (A < B), and (A = B) to the corresponding inputs of the next significant comparator (input A > B is connected to a high). Inputs (A < B), (A = B), and (A > B) on the least significant (first) comparator are connected to a low, a high, and a low, respectively.

Applications include logic in CPU's, correction and/or detection of instrumentation conditions, comparator in testers, converters, and controls.

Features:

- Diode Protection on All Inputs
- Noise Immunity = 45% of V_{DD} (Typ)
- High Fanout > 50
- Quiescent Current = 5.0nA/Package (Typ) at 5Vdc
- Expandable
- Applicable to Binary or 8421–BCD Code
- Supply Voltage Range = 3.0Vdc to 18Vdc
- Capable of Driving Two Low–Power TTL Loads, One Low–Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

Absolute Maximum Ratings: (Voltages Referenced to V_{SS}, Note 1)

DC Supply Voltage, V _{DD}	–0.5 to +18.0V
Input Voltage (All Inputs), V _{in}	–0.5 to V _{DD} + 0.5V
DC Current Drain (Per Pin), I	10mA
Operating Temperature Range, T _A	–55 to +125°C
Storage Temperature Range, T _{stg}	–65 to +150°C

Note 1. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

Electrical Characteristics: (Note 2)

Parameter	Symbol	V _{DD} Vdc	-55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0 V _{in} = 0 or V _{DD}	“0” Level V _{OL}	5.0	–	0.05	–	0	0.05	–	0.05	Vdc
		10	–	0.05	–	0	0.05	–	0.05	Vdc
		15	–	0.05	–	0	0.05	–	0.05	Vdc
	“1” Level V _{OH}	5.0	4.95	–	4.95	5.0	–	4.95	–	Vdc
		10	9.95	–	9.95	10	–	9.95	–	Vdc
		15	14.95	–	14.95	15	–	14.95	–	Vdc
Input Voltage (Note 4) (V _O = 4.5 or 0.5Vdc) (V _O = 9.0 or 1.0Vdc) (V _O = 13.5 or 1.5Vdc) (V _O = 0.5 or 4.5Vdc) (V _O = 1.0 or 9.0Vdc) (V _O = 1.5 or 13.5Vdc)	“0” Level V _{IL}	5.0	–	1.5	–	2.25	1.5	–	1.5	Vdc
		10	–	3.0	–	4.50	3.0	–	3.0	Vdc
		15	–	4.0	–	6.75	4.0	–	4.0	Vdc
	“1” Level V _{IH}	5.0	3.5	–	3.5	2.75	–	3.5	–	Vdc
		10	7.0	–	7.0	5.50	–	7.0	–	Vdc
		15	11.0	–	11.0	8.25	–	11.0	–	Vdc
Output Drive Current Source (V _{OH} = 2.5Vdc) (V _{OH} = 4.6Vdc) (V _{OH} = 9.5Vdc) (V _{OH} = 13.5Vdc) Sink (V _{OL} = 0.4Vdc) (V _{OL} = 0.5Vdc) (V _{OL} = 1.5Vdc)	I _{OH}	5.0	-1.2	–	-1.0	-1.7	–	-0.7	–	mAdc
		5.0	-0.25	–	-0.2	-0.36	–	-0.14	–	mAdc
		10	-0.62	–	-0.5	-0.9	–	-0.35	–	mAdc
		15	-1.8	–	-1.5	-3.5	–	-1.1	–	mAdc
	I _{OL}	5.0	0.64	–	0.51	0.88	–	0.36	–	mAdc
		10	1.6	–	1.3	2.25	–	0.9	–	mAdc
15		4.2	–	3.4	8.8	–	2.4	–	mAdc	
Input Current	I _{in}	15	–	±0.1	–	±0.00001	±0.1	–	±0.1	μAdc
Input Capacitance (V _{IN} = 0)	C _{in}	–	–	–	–	5.0	7.5	–	–	pF
Quiescent Current (Per Package)	I _{DD}	5.0	–	5.0	–	0.005	5.0	–	150	μAdc
		10	–	10	–	0.010	10	–	300	μAdc
		15	–	20	–	0.015	20	–	600	μAdc
Total Supply Current (Dynamic plus Quiescent, Per Package, C _L = 50pF on All Outputs, All Buffers Switching Note 3, Note 5)	I _T	5.0	I _T = (0.6μA/kHz) f + I _{DD}							μAdc
		10	I _T = (1.2μA/kHz) f + I _{DD}							μAdc
		15	I _T = (1.8μA/kHz) f + I _{DD}							μAdc

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.

Note 4. Noise immunity specified for worst–case input combination.

Noise margin for both “1” and “0” = 1.0Vdc min @ V_{DD} = 5Vdc
 2.0Vdc min @ V_{DD} = 10Vdc
 2.5Vdc min @ V_{DD} = 15Vdc

Note 5. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50pF) + 1 \times 10^{-3} (C_L - 50) V_{DD}f$$

where: I_T is in μA (per package), C_L in pF, V_{DD} in volts and f in kHz is input frequency.

Switching Characteristics: ($C_L = 50\text{pF}$, $T_A = +25^\circ\text{C}$, Note 2)

Parameter	Symbol	V_{DD} Vdc	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (3.0\text{ns/pF}) C_L + 30\text{ns}$ $t_{TLH} = (1.5\text{ns/pF}) C_L + 15\text{ns}$ $t_{TLH} = (1.1\text{ns/pF}) C_L + 10\text{ns}$	t_{TLH}	5.0	–	180	360	ns
		10	–	90	180	ns
		15	–	65	130	ns
Output Fall Time $t_{THL} = (1.5\text{ns/pF}) C_L + 25\text{ns}$ $t_{THL} = (0.75\text{ns/pF}) C_L + 12.5\text{ns}$ $t_{THL} = (0.55\text{ns/pF}) C_L + 9.5\text{ns}$	t_{THL}	5.0	–	100	200	ns
		10	–	50	100	ns
		15	–	40	80	ns
Turn-Off Delay Time $t_{PLH}, t_{PHL} = (1.7\text{ns/pF}) C_L + 345\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pF}) C_L + 147\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pF}) C_L + 105\text{ns}$	$t_{PLH},$ t_{PHL}	5.0	–	430	860	ns
		10	–	180	360	ns
		15	–	130	260	ns

Note 2. Data labeled “Typ” is not to be used for design purposes but is intended as an indication of the device’s potential performance.

Note 3. The formulas given are for the typical characteristics only at $+25^\circ\text{C}$.

Truth Table

Inputs				Outputs					
Comparing				Cascading			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A < B	A = B	A > B	A < B	A = B	A > B
A3 > B3	X	X	X	X	X	X	0	0	1
A3 = B3	A2 > B2	X	X	X	X	X	0	0	1
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	X	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	1	X	0	1	0
A3 = B3	A2 = B2	A1 = B1	A0 = B0	1	0	X	1	0	0
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	1	0	0
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	1	0	0
A3 = B3	A2 < B2	X	X	X	X	X	1	0	0
A3 < B3	X	X	X	X	X	X	1	0	0

X = Don't Care

Pin Connection Diagram

